Since some years ago, use of Feedback Control Scheduling Algorithm (FCSA) 
INTRODUCTION
Use of control theory in real time embedded systems design has increased massively over the past few years, and this trend keeps on evolving day by day [1] . Due to the large number of real time constrains and requirements, the design complexity of feedback based control co-design of multiprocessor embedded systems has increased and over 90% of the embedded controllers are used to control real time processes and deceives [2] . Scheduling is the key lever in real time computing system for overall system performance and resource utilization. Traditional scheduling algorithms used in embedded system design are Rate Monotonic (RM) and Early Deadline First (EDF). From the control point of view, all these classic scheduling algorithms are open loop [10] and these algorithms are designed based on the assumption that mapping of the jobs/tasks is predefined and Worst Case Execution Time (WCET) of jobs is known a priori. Due to the open and uncertain environment, the overall execution time of both safety critical and non safety critical tasks varies. It is very difficult to predict actual timing constraints of the task before execution. To avoid this uncertainty, feedback based control scheduling algorithms are employed in control system co-design of real time multiprocessor embedded systems [11] [12, 13, and 14] . FCSA combines the feedback based control theory in hardware/software co-design of embedded systems, so that the available resources can be used optimally and the overall performance of the system can be increased.
Faults associated to multiprocessor embedded systems can occur either in hardware or in software. These faults are categorised into (i) transient faults: occur only for a short period of time and (ii) permanent faults: affects the system everlastingly [3, 4] . Traditional Fault tolerant schemes are based on the hardware redundancy [2 and 5] and can avoid only a single transient or a single permanent fault. This method incurs high hardware cost to add a new functionality. On the other hand, FT schemes can be implemented in software as well. Most promising FT schemes are; (i) Active replication, in which a task is replicated on two or processors and replicas perform the required services [6] . (ii) Re-execution; in re-execution whenever a fault is detected, task is re-executed from the start which increases execution overhead to a large extent. (iii) Primary back up; in this scheme each task has a backup when a fault is detected, backup task is executed to perform the required services. (iv) Check pointing [7] ; in check pointing Safety Critical task is divided into n sub-tasks and each sub-task contains a check point appended by either a programmer [8] or by the compiler [9] . Fault is detected based on these check points. In case of fault, there are two options either to roll back or roll forward. This scheme is helpful in avoiding the transient faults. From the scheduling point of view, a combination of active replication and re-execution provides more optimized system design and better CPU performance.
RELATED WORK
For soft real time computing systems, a feedback performance control is presented in [16] which primarily focus on applying control theory to real time scheduling and utilization control. A state of the art feedback control scheduling algorithm for real time computing systems with variable execution time is presented in [17] which provide the performance guarantee for hard real time tasks. Feedback based Dynamic Voltage Scaling (FDVS) method to select proper frequency and voltage for Fault tolerant hard real time embedded system is presented in [32, 35] . Author also tries to provide QoS by reducing energy consumption and satisfying hard real time constraints in the presence of transient faults. It also provides a technique to integrate DVS with control theory for hard real time embedded systems. An analysis of distributed feedback control with shared communication and resources utilization for real time computing system is addressed in [19] . Integrated Fault tolerance scheme check-pointing for real time embedded systems is presented in [7] . A perspective on integrating feedback control and computing for control scheduling co-design is addressed in [18] .Feedback control design for networked control system; a novel approach for designing feedback based control scheduling for the networked systems is presented in [20, 21] . Up to date feedback control scheduling algorithms based on Fuzzy logic controller for network control is presented in [12] . An adaptive neural network based feedback control scheduling for real time computing systems is presented in [13 and 14] . In [11] , author presented an approach to recover system from fault mode for parallel systems using check-pointing FT scheme. A Trade offs between fault tolerant schemes and control theoretical method is presented in [33, 34] . In [15] , author provides a double feedback based control scheduling approach for real time computing systems to optimize overall system performance. A feedback based control scheduling for hard real time systems is addressed in [18] but this work doesn't address the online adaptation. Feedback based control scheduling codesign approach for real time embedded systems is presented in [20] and this work shows that closed loop systems are not hard real time systems. Although, control systems are more robust in nature and uncertain to time variations but they also suffers from time jitters and data loss. In [22, 23] , author tires to capture the time variation of Safety Critical (SC) tasks over network for better resource utilization in correspondence with sampling intervals and time delays to achieve QoS in terms of CPU performance. System response in presence of Fault and recovery schemes for hard real time systems to achieve dependability in X-by-Wire (XBW) systems is addressed in [29 and 30] .
A fault tolerant scheduling for hard real time embedded system is addressed in [31] , but this work only focuses on maintaining CPU scheduling with specified scheduling bound by making sure that SC tasks will meet their deadlines. Moreover, this work doesn't capture the state of the task in Fault mode and provides less information about data loss. To the best of our knowledge, this is the first work that addresses online adaptive feedback based control scheduling and fault tolerance together for multiprocessor embedded systems.
PROBLEM STATEMENT
The primary objective of integrated FT based FCSA is to provide QoS in terms of CPU performance and resource utilization, by keeping CPU utilization at schedulable bound in the presence of faults. The design methodologies of integrated Feedback based scheduling algorithms are based on the separation of the concerns [15] . These concerns are derived from the assumptions that feedback controllers can be designed by assuming the fixed predefined mapping, hard deadlines and fixed time period. These assumptions are widely used in the control community because they help the control embedded system designer to design control loops without concerning the nature of the overall system in the presence of faults. This paper presented a new methodology of designing an online adaptive fault tolerant based feedback control algorithm for multiprocessor embedded systems which provides better CPU performance and resource utilization.
MULTI PROCESSOR SYSTEM ARCHITECTURE
System architecture constitutes a distributed shared Hardware (HW) platform with a network topology [24, 25] , where every hardware node can communicate with every other HW node. Fig. 1 shows the high level multiprocessor system architecture model and resources elaborating the partitioning concepts. It also describes the application execution environment, where HW nodes are connected through a network bus. Each HW node has two cores; one core is completely dedicated for SC tasks and second one is dedicated for the non SC tasks [27] [28] [29] . Each node has a capability of executing both safety critical and non safety critical tasks. Node resource consists of an I/O controller, CPU, sensors and actuators, RAM, ROM and a Feedback based scheduling Controller (FSC). Every HW node in integrated multiprocessor system architecture utilizes the same configuration. Feedback based control scheduling algorithm is implemented on the top of RTOS layer. It is assumed that the allocations of tasks are predefined and faults can occur at any time. 
FEEDBACK BASED CONTROL SCHEDULING MODEL
FCSA is implemented as a set of tasks running on top of an off-the-shelf Real Time Operating System (RTOS) using fixed-priority and pre-emption. Control performance in terms of stability and tracking error relies on the values of sampling rates and sensors to actuators latencies. From the control theory point of view, multiprocessor embedded systems are non-linear in nature and are usually modelled by a set of periodic tasks assigned to one or several processors [26] . A Worst Case Execution Time (WCET) technique is used to analyse fixed-priority real-time computing systems. Task periods are the main actuators of the control system running on the top of a fixed priority scheduler with the aim to adjust on-line sampling periods of the controllers in order to meet the computing resource requirements and CPU utilization. Control inputs variables are the periods of the control tasks and output variable is the measured CPU utilization as shown in the below Controller model design is flexible and well known approaches are Proportional Integral Differential (PID) controller, Linear Quadratic (LQ) controller, Fuzzy logic controller and adaptive neural network. U(k) is the total CPU load measured for each period of scheduling task and M(k) is the task deadline miss ratio. Ud is the desired load and Md is the controller variable, to control the task deadline miss ratio. Adding Feed-forward admission controller allows future tasks cost anticipation and for enhanced transient behaviour.
Processor utilization model is defined in the following equation which holds for any number of processors [22, 31] .
Where ∈ represents the processor utilization vector with size n; ∈ represents the change to task execution rate from the m number of tasks running on the processor. ∈ , and is defined as; = (2) Where K is the available subtask allocation matrix that record which number of particular tasks are running on which processors. = { , , … , }is a diagonal matrix, and , where i=1,2,3…n, are scalar values that denote the ratio between the change to the actual utilization of processor i and its estimation ( ). The size of measures the estimation error, i.e., how much the actual execution time of each task on processor i deviates from its estimated value.
ONLINE ADAPTIVE CONTROLLER DESIGN
Online adaptive control mainly consists of a Linear Quadratic (LQ) controller and a Recursive Least Square model estimator (RLS) as shown in the below figure. 
RLS-based Model Estimator
FT based FCSA is a multiprocessor embedded system and can be modelled as a multiple-inputmultiple-output (MIMO) as follows:
Where ( ) and ( ) are matrix polynomials in the back-ward shift operators.
where is the order of the FT based FCSA multiprocessor system, ( ) is a sequence of independent, identically distributed n-dimensional random vectors with zero mean representing disturbances. We assume that ( ) is independent of ( − ) and ( − ) for > 0.
( ) = ( ) is the control input which is the vector of estimation task execution rate change, and ( ) is the control output which is the vector of processor utilizations. RLS based model estimator with exponential forgetting estimates the coefficient matrices and online, where 0 < < 1 and 0 ≤ s < , and their values keep on changing due to varying runtime conditions. CUP utilization model equation can be re-written as;
Where
RLS estimator with exponential forgetting identifies the time varying parameters of matrix ( ) and is defined as:
Where (9) where ( ) is the estimation of the ( ) ; ( ) is the estimation error vector, ( ) is the covariance matrix; λ is the forgetting factor 0 < λ < 1.
Linear Quadratic (LQ) Optimal Controller
The primary objective of online adaptive controller is to let the FT based FCSA output track the reference command with small tracking error. by avoiding large changes to the control inputs. This is done by minimizing the quadratic cost function A defined as follows:
where is a positive-semi-definite weighting matrix on the tracking errors, (a higher weight indicates higher importance value of the corresponding output variable). is a positive-definite weighting matrix to penalize large changes in the control inputs. and are defined as diagonal matrices and their relative magnitude provides a way to trade-off tracking accuracy for smaller changes in the control input.
EXPERIMENTS AND RESULTS
The purpose of the first experiment is to keep the CPU utilization at the desired set point = 0.8123 without knowledge of actual task execution time. For this experiment, g=0.30 for both processors which means actual execution time is 30% of the estimated time. Also initial task rates are assigned based on the estimated execution times to make the utilization equal to the set point. 4 shows the processor utilization responses. Both processors are underutilized initially. The task rates are then increased gradually until the utilization of both processors converges to the set point of 0.8123. The purpose of the second experiment is to find the upper bound on the estimated execution time. For this g is set to 7 for both CPUs which means that the actual execution time is seven times the estimated value. Both processors are initially overutilized. The task rates are then decreased gradually until the utilization of both processors converges to the set point of 0.8123. 5 shows the processor utilization responses. CPU utilization exhibits some initial oscillations due to model estimation inaccuracies, but as model estimation becomes more accurate later and they converge to the utilization set point 0.8123 quickly. The purpose of third experiment is to investigate the robustness of online adaptive controller, for this the task execution rate is varied dynamically and the CPU utilization is again set to 0.8123. 6 shows the processor utilization responses. When the workload is changed at the 300 th , 400 th and 800 th sample steps, the online adaptive controller keeps the utilizations at the desired set point 0.8123 with very smaller oscillation.
CONCLUSION AND FUTURE CONSIDERATIONS
In this paper, an online adaptive Fault tolerance based Feedback control scheduling algorithm for multiple embedded systems is presented. The CPU model is investigated form different perspective by first keeping the CPU under-utilized and then increasing the task rate initially, then keeping CPU over-utilized and then decreasing task rate gradually. Finally, the robustness of the system is investigated by dynamically varying the task execution time. The overall system model is more stable and provides Quality of Services in terms of CPU performance and resource usage. For g=7, which means the actual execution time is seven times the estimated value, the system remains stable with little oscillation and all tasks meet their deadlines. However, if the task execution time increases beyond this value, the system no longer remain stable and oscillation results in the deadline miss of tasks.
Feedback scheduling has become an important methodology in dynamic co-design of control and scheduling for real time multiprocessor embedded systems. With different structures and algorithms, it enables better use of the computing resources and leads to better CPU performance. In future, a more improved CPU utilization model and advance hybrid online controller may result in better overall system performance and resource usage. However, the practical implementation of feedback scheduling-based control systems is an almost completely open issue.
